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У данного подхода имеется несколько недостатков:  
– отсутствие сравнительной характеристики с предыдущим состоянием голоса. 
Ввиду данного недостатка невозможно отделить врожденные нарушения от приоб-
ретенных; 
– отсутствие возможности диагностирования нескольких расстройств одновре-
менно. 
Классификация различных форм и степень дисфонии может быть произведена 
путем использования не только перцепционных оценок патологии, шероховатости, 
дыхания, напряжения и астении, но и сверкой данных оценок с предыдущим значе-
нием, путем включения голосового отпечатка с симуляцией той или иной степени 
заболевания в качестве входных параметров.  
Таким образом, необходимо произвести следующий ряд действий: 
– получить голосовую запись диктора; 
– коррекция голоса в соответствии с таблицей оценок [3], [4]; 
– получение голосовых отпечатков из скорректированных голосовых записей; 
– обучение нейронной сети с использованием модифицированных голосовых 
отпечатков [5]; 
– ввод текущего голоса и нейросетевое сравнение с имеющимися отпечатками. 
Заключение. Голосовой отпечаток может быть использован не только для 
средств контроля доступа, но и для оценки голосовых отклонений диктора. Очевид-
ное преимущество данного подхода заключается в отсутствии непосредственного 
контакта с диктором и возможности удаленной диагностики, включая использование 
электронных средств связи. Также данная процедура имеет возможность полной ав-
томатизации и нетребовательна к ресурсам. 
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Abstract. An analysis algorithm for the power consumption of a multi-input "exclu-
sive-OR" gate, based on two, three, four and five-input XOR elements, is presented for the 
case when changes in logic levels at the inputs of the gate occur principally at different in-
stants of time. The upper and lower bounds of the switching activity for different variants 
of realization of a multi-input XOR gate are obtained. 
Introduction. Currently, due to rapid progress in the field of semiconductor inte-
grated circuit technology, in particular the transition to nano-electronic technologies, new 
tasks arise for the logical synthesis of computing devices implemented on the basis of these 
technologies. One of such tasks is the development of methods for designing digital  
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devices with low power consumption. The urgency of this task is determined by the fol-
lowing main factors; the presence of many applications (portable personal computers, mo-
bile communications, digital audio and video equipment), which must combine high speed 
with low power consumption; the need to reduce the level of energy consumption in order  
to achieve the necessary duration of autonomous work; the need to reduce the power con-
sumption to solve the problem of heat dissipation, as this determines the weight and size  
of the devices; the need to reduce power consumption in order to solve the problem of per-
forming effective testing of digital devices [1] (studies show that during testing, power 
consumption, and accordingly, dissipated power, can increase two to three times). Power 










iCLKdd WSACfVP    
where LiC  is the physical capacitance at the output of the node, Vdd is the supply voltage, 
WSA (referred to as the switching activity) is the average number of output transitions per 
clock cycle, CLKf  is the clock frequency,  n is a number of nodes. We assume the zero de-
lay models where gate delays are assumed to zero. Also we assume that load capacitance 
of every nodes is equal. We also assume that supply voltage and clock frequency is con-
stant. Thus we must calculation switching activity for every node for estimation of power 
consumption circuits. 
Algorithm for minimum switching activity. Power consumption at algorithm for 
switching activity related to properties of that particular algorithm techniques. So it should 
carefully selected for lowering the power consumption. For lowering the power, algorithm 
should be such that it should minimum number of switching requirements. That algorithm 
is more useful which have minimum number of operation because it will require less 
hardware. By increasing concurrency we can increase efficiency of that device. 
In the past we synthesis of two-input XOR gate for minimum switching activity but 
we propose a novel low power Multi-input Algorithm for Switching Activity Reduction 
through operant decomposition [3]. For simplicity throughout this paper, we are proposing 
new algorithm to any type of d-input XOR gates, minimum switching activity following 
recursive algorithm can be used: To synthesize a multi-input XOR gate with a minimum 
switching activity, the following recursive algorithm can be used: 
1. Find the output switching activity WSAout = nx. 
2. Imagine the output switching activity as a sum of n numbers WSAout = n1 + n2 +  
+ … + nd in such a way that the following restrictions are fulfilled: 
2.a – every time output (root node) divided by d number of childs node, 
2.b – all numbers are shareable by x in form of natural numbers, 
2.c – in the values of these numbers must be equal or different combination by d in 
the amount of x. Let n is number of inputs multiple-input XOR gate, d is input type  
of XOR gate, i is natural number (1,2,3...), which is needed for modular arithmetic. Then 
we are following below table to finding combination of particular nodes input (table). 
2.d – we are using above table to find input switching activity for child node in combi-
nation of d numbers, in this combination we are searching for greater or equal input value as 
like; (n1 ≥ n2 ≥…≥ nd). Then we are using largest input switching activity value to subtract 
remaining all input switching activities value to fulfill this condition (n1 – n2 – …– nd =  
= 0 orn1 –  n2 – …– nd = x). 
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Formulas for finding child nodes input switching activity 
WSAout 
d 4 3 2 
n 3*i+1 2*i+1 i+1 
i mod d 1 2 3 0 1 2 0 1 0 
ni [n/d] [n/d] [n/d] [n/d] [n/d]+1 [n/d]+1 [n/d] [n/d] [n/d] 
n1 ni ni ni –1 ni+1 ni ni – 1 ni ni ni 
n2 ni ni ni –1 ni+1 ni ni+1 ni ni ni+1 
n3 ni ni ni+2 ni+1 n–n1–n2 n–n1–n2 ni – – 
n4 ni n–n1–n2–n3 ni+2 n–n1–n2–n3       –  – – – – 
 
3. If n1 (n2,… nd) is equal to 0 or x, then the algorithm's work ends for it, otherwise 
WSAout = n1 (SWAout = n2, …nd) and for this value we repeat steps 2 and 3 of the algorithm. 
Illustration. When searching for switching activity value, the algorithm needs to 
know the associated basic input switching activity (x) and explores the network in several 
steps. Each step will find nodes that are closer to the x until the contacted node value zero 
or equal in fig. 1. 
 
Fig. 1. Example for decomposition 17-input XOR gate with type of three-input XOR 
gates with minimal switching activity 
We create tree is a (possibly linear) data structure made up of nodes or vertices and 
edges without having any cycle. Then the tree that is consists of a root node and potentially 
many levels of additional nodes that form a hierarchy. Then we assume root node is output 
switching activity, we back down root node to child node and we compare to input switch-
ing activity that time it is equal to x or zero, we quit this process another voice child node 
converse notion of a parent and repeat this process. 
In this example we used design of a 17-input XOR gate (n=17) type of 3-input (d=3) 
with a minimum switching activity is shown in figure. Let the switching activity of all in-
puts x be the same and equal to 1. Then: 
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1. Find the switching activity of the output WSAout = nx = 17*1=17 (Fig. 1). 
1.2. Imagine WSAout = n1 + n2 + n3. Taking into account table 1 to finding combination 
of this nodes input switching activity, we obtain n1 = 9, n2 = 5 and n3 = 3 (node 1 in Fig. 1).  
1.3. The values of n1, n2 and n3 is not equal to 1, so for each of them we repeat steps 2 
and 3: WSAout = n1 = 8. 
2.2. Imagine again WSAout = n1 + n2 + n3 = 3+3+3 (for node 2 in Fig. 1). 
2.3. This three n1 = 3, n2 = 3 and n3=3 is not equal to 1, so for each of them we repeat 
steps 2 and 3: WSAout = n1 = 3. 
5.2. Imagine once more time WSAout = n1 + n2 + n3 = 1+1+1 (node 5 in Fig. 1). 
5.3. All values are equal to 0 and 1, so for them the algorithm's work ends.  
WSAout = n2 = 3. 
6.2 Imagine WSAout = n1 + n2 + n3 = 1+1+1 (node 6 in Fig. 1). 
6.3. All values are equal to 1, so for them the algorithm's work ends. 
WSAout = n3 = 3. 
7.2. Imagine WSAout = n1 + n2 + n3 = 1+1+1 (node 7 in Fig. 1). 
7.3. All values are equal to 1, so for them the algorithm's work ends. 
WSAout = n2 = 5. 
3.2. Imagine WSAout = n1 + n2 + n3 = 3+1+1 (node 3 in Fig. 1). 
3.3. The values of n1 is not equal to 0 or 1, so for it n1 we repeat steps 2 and 3. n2 and 
n3 are equal to 0 and 1, so for them the algorithm's work ends. 
WSAout = n1 = 3. 
8.2. Imagine WSAout = n1 + n2 + n3 = 1+1+1 (node 8 in Fig. 1). 
8.3. All values are equal to 1, so for them the algorithm's work ends. 
WSAout = n3 = 3. 
4.2. Imagine WSAout = n1 + n2 + n3 = 1+1+1 (node 4 in Fig. 1). 
3. All values are equal to 1, so for them the algorithm's work ends. 
Conclusion. The paper analyzes the power of multi-input XOR with d type gate. 
Here we reviewed the different low power algorithm at each level of XOR gate design. 
It is shown that the implementation of multi-input gate in the cell, XOR is a significant 
increase in switching activity, which leads to an increase in energy consumption. We 
use particular algorithm according to specification. Presented algorithm synthesis  
of multi-gate, which minimizes the buildup of a cart-switching activity and provides ex-
amples of minimum implementation. 
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